Abdul Rauf

About

I am a verification engineer with experience in hdl languages like verilog and system verilog. I have also worked on various simulators like vcs, vivado, etc. I have used UVM methodology as verification methodology.